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ABSTRACT
This report presents a description of and operating
instructions for LISA (LARC Instruction Assembly). An
assembly system for the UNIVAC, LISA uses the standard
LARC mnemonic instruction code as input and produces
LARC instructions and an analyzer as output. The output
from LISA may also be used as input into LIS (LARC
Instruction Simulator). The analyzer lists, side by side,
the absolute line number, absolute LARC orders, source
code as written by the programmer, and cross references
to the absolute line number.
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INTRODUCTION
A computer such as the LARC, which has a large set of
numeric commands, requires a pseudocode of instructions and an
assembly system to aid the programmer in writing codes. If the
assembly system produces an analyzer, this device is an additional
aid in locating programming errors.
The LISA (LARC Instruction Assembly) operates on the
UNIVAC computer and uses a pseudocode to produce LARC
instructions and an analyzer. The LARC instructions produced can
be used as input for LIS (LARC Instruction Simulator), and the
analyzer lists the generated LARC numeric code, the pseudocode,
and cross references. Thus, prior to the LARC's arrival, we have
an operational assembly system which has a pseudocode as input
and facilitates code checking by providing an analyzer and by
detecting certain types of errors during the assembly.
The pseudocode which the programmer writes as input to
the assembly is called the Source Code, and the set of LARC
instructions produced is called the Object Code. The Source Code
is written in LISA language, which makes use of the standard
mnemonic instruction code adopted for the LARC Computing Unit,
plus certain other conventions which will be explained here.
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The assembly language has provisions for:
a) the use of symbolic as well as relative addresses
b) the setting of symbolic as well as relative addresses
c) absolute memory assignment by the programmer.
The Object Code contains LARC instructions and LIS parameters.
Because actual LARC instructions are used, the routine which produces
them is self-contained and modifications can be made without altering
the entire assembly. Hence, the production of input programs for the
LARC itself can be aecomplished with ease.
GENERAL SPECIFICATIONS
HEADER ITEM
It is usually desirable to arrange input, instructions and
instruction constants, and output into sections, and to identify each
section distinctly. One device which enables the programmer to do
this is the header item. The header item gives a uniaue name to a
section and allows the programmer to place this section in the
computer memory at any location. * In LISA the header item consists
of two UNIVAC words, the first locates the section in the memory,
and the second names it. Twenty-six header items may be used with
the assembly. The number of lines of instructions within a section
must be less than or equal to 2500.
* An item in this assembly system will always consist of 24 characters.
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The header item for a section has the following format:
w x xxy y z z z jz z z z Iz
where
1. W is one of five symbols.
A. W I means this is the instruction sect
on begins.
B. W = / means this is a section of instruc
C. W A means this is a general storage
Example:




Upon detection of this header, the assembly generates
100 lines of zeros beginning at line DEL; that is, at line 10,000.
(See 2B and 3.)
D. W =# means this is a section of constants.
E. W ; means this is an origin for the A and B registers.
Example:
Except for register 00, all registers in instructions following
this header begin at location 21; i. e., register 01 becomes 21.
2. XXXXX is one of the following:
A. /////, if W is not a space; that is, if the header item
does not denote a general storage area.
simulati
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B. An integer, representing the number of
words of zeros if the header is a general storage area.
3. YYYYY is either the starting line number for the
contents of the section or a register origin.
4. ZZZZZZZZZZZZ, the second UNIVAC word, is the
name assigned to the section.
SENTINEL ITEM
An item of periods is the intermediate sentinel indicating
the end of a section. A new section can either immediately follow
this sentinel or begin in the next UNIVAC block, the next LISA coding
sheet. The final sentinel consists of two items of periods.
SEQUENCE OF GENERATED LARC CODE
The sections during simulation with LIS appear in the
UNIVAC memory in the same order as in the assembly Source Code.
However, memory locations in the analyzer appear in numerical
order. The time required to assemble a program is shortened if the
memory locations referred to in the header items are in an
ascending sequence in the Source Code.
INSTRUCTION FORMAT
A programmer often needs to refer to addresses without
knowing their exact line number. To resolve this difficulty, he
may leave the address fields blank until the correct line number
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has been determined or he may place mnemonics in them. In
either case, he must return later to replace these addresses
with the correct numeric line number. This assembly provides
for interpreting symbolic line numbers and mnemonic orders in
the Source Code and thus saves the programmer time in coding
and helps to avoid bookkeeping errors.
The pseudoinstruction order has the form
I A M B T
where I is the mnemonic order, A and B are the registers, M is the
address location, and T is the tracing mode digit. (The mnemonic
orders included in LISA I are listed in Appendix I.) The A and B
registers are numeric; however, when used in the M part of an order
they are written as:
99900NN or
; OONN
where NN is the register number.
To identify the location of the instruction, the line number
found to the left of the instruction on the coding sheet can be used.
It has the following form:
CCC
Up to 120 CCC tags are handled by the assembly.
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The M address has the following form:
(1) C C C X N N N
where:
1) CCC is a set of three alphanumeric characters. (The
first thousand lines of absolute coding can be referred to by setting
CCC = 000.)
2) XNNN is the line number relative to the alphanumeric
origin. (X is one of four symbols +, A, 0, - and NNN is a number.)
An M address of the form (1) is determined as follows:
A. When X E +: The memory address referred to is
NNN lines succeeding CCC.
B. When X = A: The memory address is CCC.
C. When X - 0: The memory address is CCC.
D. When X E -: The memory address referred to is
NNN lines preceding CCC.
Note that A and 0 are equivalent symbols. Example:
Line No. I A M B T
= 1 I IF I Il1 00A'C- 0 1110 00 11
M 0 1 A 1o+1o0 10131
M~I 01 A10+000
AC E l  S 15 DO G I 0 0 4i
(ACE-001 refers to the line immediately preceding line ACE)
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The legitimate symbols for tracing mode are a period,
a number greater than zero, or an Ignore.
A. T = 0 means that the assembly is to insert a period.
B. T = . means that the assembly is to insert a period.
C. T = A means that the assembly is to insert a period.
D. T equals a number greater than zero means that the
assembly is to insert that number into the tracing mode.
E. T = # means that a set of twelve numerics, such as
a data constant, is understood to occupy digit positions 5 through 16
of the item and must be written exactly as it will appear in the LARC.
It cannot be symbolic.
F. T = V means that the assembly is to insert an Ignore.
If any other symbol is found in the tracing mode position, and when
any other part of the order is not legitimate, an indication is made
in the analyzer by the use of an asterisk.
ANALYZER LISTINGS
The analyzer lists, side by side, the corresponding absolute
line number, absolute LARC orders, the Source Code as written by
the programmer, and cross references to the absolute number. On
separate pages, registers referred to and undefined tags are listed.
The page number, routine name, and date are listed at the top of
each analyzer page. Routine name and date are typed during assembly.
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The analyzer calls attention to errors by placing an asterisk beside
the error, whether it appears in the tracing mode, instruction,
address, or register field. See example in Appendix II.
Some errors which are located and identified are: the
use of undefined addresses, alphabetics in the tracing mode column,
alphabetics as a register address, and nonexistent orders.
FUTURE IMPROVEMENTS
The present assembly provides for no automatic call-in
of routines from a library tape. The programmer must now merge
these routines himself. Because of the possibility of overlapping
sections, the programmer may have to count lines in order to place
the correct origins in the header items. A library tape and automatic
assignment of sections in the memory should be the next extension
to LISA. Such an extension should have LISA assembly instructions
and instruction constants into different LARC boxes, and should
allow the programmer to specify the location of some sections, if
he wishes, and let the assembly determine all others.
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APPENDIX I
SAMPLE PROBLEM AND LARC MNEMONIC CODE
SAMPLE CODE
Compute i 0 x = a4 x.+ a3 xj +a 2  x +-,al x +a 0
where
x has 10 values beginning in XXJ,
aj has 5 values beginning in
B boxes are located in BBX and BBA
instructions begin in 3000 at line ACE, and
output is in 12500 - 12509 with DEL equal to 12500.
The source code and analyzer with explanations follow. Errors have
been purposely inserted into the source code in order to illustrate
the manner in which they are indicated in the analyzer.
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No. I A M B t
,I / //0/ 30 00 INS:T RU CTI N
ACE F 0 1 BBX 1-
F 02 Bi BA
F 0 3 AA1 _ 0;2
MUL M 0 3 XXJ 0!1 A
A Z"Z AAI - 1 02
BOT MUL 
B Di
BI T A E+ 1
E ND H AA
BB' 0 100 001 # _
' I i -- -
BBA 0 0140001 #
XXJ 05 2372109 i
05 237 2114 #
052372i2 9 - #
0 5 2 3 7 2 1 2 4 #
0523 7!2129 #
052372134 #I- -- - 4 - t -
05,2 3 7'2 119 #
AA 052327149 1# 705231 7'21 44 #_5 ' 0 2 3 7' 214 #II015'23172 1 5.. 4 #
A000 AI 0 5025004 7
.. . D . ... L
-i46 2 5 9 2 29'1, #
1-i4 6 3 1 411,71
0 74 1i 4 6  ._
L-0:0 0 1!0/,0 25 _0 U P U
D E'-,
N O W. . . . .. . . . . .. . . .. ... . . . .. . . ... . . ...
DTMB
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143010003009 ACE F 01 BBX 00 1
.45020003010 F 02 BBA 00 03007 RIT 9
*430302*****- - - 03 A.- l -
A23030103011 MUL M 03 XXJ 01 A*- 03005 ROT v
902ZZ0203,')20 A ZZ*AAI-001 02
***02000300 BOTS 2 MUL 00
*4C030102500 S 0 L
.0o8ooo10003001 SIT 01 4 C 01 00
99900AA00000 ENO H 00 A
01c00100000 9BX 010000100000 03000
004000100100 -ABA 004000100000 03001 9








052372149000 052372149000 i "







ALPHABETIC IN TRACING MODE
ALPHABETIC IN A REGISTER
NON EXISTENT ORDER




9q901 0' 00) A 9 03003 1 . 030U6 0 U 3007 A
99902 01001 A 9 03002 R 9 03004 3 U10005 *







0 K 20 ofr 'S a2 1> X 4- o5 4 F-0 P70 12/4 TE S~~o I
FL~ M-X5C 4 W-'Yot
AK" 4 NX 2.1 12 mxc 31 I E41 4 Sf 4- " 4 G A 71 F/4 Tr~~ tj I -q 12. -
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Servo 1 LISA Assembly Instructions
Servo 2 Source Code Input
Servo 3-9 Blanks
The LISA Assembly consists of three passes, two edits and
a sort routine. The Pratt-Goetz 2-word 3-way sort, with minor
modifications, is used to sort references.
Normally, after the first pass the Source Code is removed
from servo 2 and a blank mounted. Block subdivider 2 is set and
the analyzer is written on servo 2.
If it is desired to obtain the Object Code for direct use on
LARC, set breakpoint 1 initially and force transfer. Remove the
Object Code from servo 9 and mount a blank. Depress the start
bar to continue the routine and obtain the analyzer on servo 2.
RERUN PROCEDURE
Restart is possible at three places: the sort, pass three,
and the analyzer edit. These are identified by type-outs on the
SCP. See SCP output on page 20 for the example given in Appendix I.
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To rerun from the sort, save tapes 2 and 9, mount new
blanks, and force transfer of breakpoint 2.
To rerun from pass three, save tapes 6 and 9, and force
transfer on breakpoint 3.
To rerun from the analyzer edit, save tapes 4 and 6 and
force transfer on breakpoint 4.
UNITYPING INSTRUCTIONS
All uncoded positions should be filled with spaces. The typist
types straight across the coding sheet, two 12-digit words to the line.
Each section of the coding paper, divided by dark horizontal lines,
represents one blockette (10 words) of information. There are six




LANK ON SERVO 2
IS
NAME NAMEeee.eoe.e. esoooeoeo .
DATE DATE**o*o***
LIS ON SVO 9
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INITIAL DISTRIBUTION
Copies
8 CHBUSHIPS, library (Code 312)
2 Tech Library
1 Tech Asst to Chief (Code 106)
3 Electronic Computer Div (Code 280)
1 Asst Chief for Field Activities (Code 700)
1 Asst Chief for Nuclear Propulsion (Code 1500)
1 Chief, Bureau of Aeronautics
Washington 25, D. C.
1 Chief, Bureau of Census
Suitland, Maryland
1 Chief, Bureau of Ordnance
Washington 25, D. C.
1 Chief, Bureau of Supplies and Accounts
Washington 25, D. C.
1 Chief of Naval Research
Washington,25', D. C. (USNONR)
1 CDR, Boston Naval Shipyard
Boston, Massachusetts
1 CDR, Charleston Naval Shipyard
Charleston, South Carolina
1 CDR. Long Beach Naval Shipyard
Long Beach, California
2 CDR, New York Naval Shipyard
Naval Base, Brooklyn 1, N. Y.
1 Material Laboratory
1 CDR, Mare Island Naval Shipyard
Vallejo, California
1 CDR, Norfolk Naval Shipyard
Portsmouth, Virginia
1 CDR, San Francisco Naval Shipyard
San Francisco, California
1 CDR, Philadelphia Naval Shipyard -
Philadelphia, Pennsylvania
1 CDR, Portsmouth Naval Shipyard
Portsmouth, New Hampshire
1 CDR, Puget Sound Naval Shipyard
Bremerton, Washington
1 CDR, Pearl Harbor Naval Shipyard
Navy No. 128, FPO
San Francsico, California




1 CO & DIR, U. S. Navy
Electronics Laboratory
San Diego 52, California
1 CO & DIR, U. S. Naval
Radiological Defense Laboratory
San Francisco, California
1 CO & DIR, U. S. Naval
Trg Device Ctr, Computer Br
Port Washington, N. Y.
//
Copies
1 CO & DIR
U. S. Navy Mine Defense Laboratory
Panama City, Florida
1 CO & DIR
U. S. Navy Underwater Sound Laboratory
Fort Trumbull
New London, Connecticut
1 CO, U. S. Naval Computing
Machine Laboratory
St. Paul 4, Minnesota
1 CDR, U. S. Naval Proving Ground
Dahlgren, Virginia
3 CDR, USNOTS, China Lake Calif.
1 Michelson Lab (Code 5038)
1 Attn: Library
1 CDR, U. S. Naval Ordnance Laboratory
White Oak, Silver Spring, Maryland
1 Director, U. S. Naval Engineering
Experiment Station
Annapolis, Maryland
1 Director, U. S. Naval Research Lab
Washington 25, D. C.
1 Superintendent, U. S. Naval
Postgraduate School
Monterey, California
1 Attn: Library, Tech Reports
Section






1 Director, National Bureau of Standards
Washington 25, D. C.
S Director, Lewis Research Centei
NASA
Cleveland 11, Ohio
2 New York University
New York, N. Y.
1 Inst of Math Sciences
1 AEC Computing Facility
S University of California
Berkeley, California
2 University of Illinois
Urbana, Illinois





1 Dept of Math
Attn: Prof. J. L. Walsh
1 Computation Laboratory
2 MIT Computation Center
Cambridge, Massachusetts
1 Attn: Dr. F. M. Verzuh
Room 26-142
1 Attn: Document Room
26-270
1 Midwest Research Institute
425 Volker Boulevard
Kansas City, Missouri
1 Attn: Mr. Yudell L. Luke
1 Princeton University
Princeton, New Jersey
1 Attn: Prof. H. J. Maehly
Chief of Computer
Project
S Head of Nuclear Physics
Combustion Engineering, Inc.
Windsor, Connecticut
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Copies
Copies
1 Westinghouse Electric Corporation
Bettis Atomic Power Division
P. O. Box 1468
Pittsburgh 30, Pennsylvania
2 Argonne National Laboratory
P. O. Box 299
Lemont, Illinois
1 Illinois Institute of Technology
Armour Research Foundation
Chicago 16, Illinois
1 Battelle Memorial Institute
Columbus, Ohio
1 Brookhaven National Laboratory
Upton, L. I., New York
1 Curtiss-Wright Corp. Res Div
Clifton, New Jersey
1 Douglas Aircraft Co., Inc.
Santa Monica Div
Santa Monica, California
1 Lockheed Aircraft Corp
Van Nuys, California
1 Remington Rand Univac
Div of Sperry Rand
Electronic Computer Dept











Dobbs Ferry, New York
1 United Aircraft Corporation
400 Main Street
East Hartford, Connecticut
1 Vitro Corporation of America
120 Wall Street
New York, N. Y.
1 Remington Rand Univac
Div of Sperry Rand Corp
Engineering Res Associates Div.
St. Paul 4, Minnesota
1 IBM Corporation
New York, N. Y.




1 Lincoln Lab, B-125
Lexington, Massachusetts
1 Dr. Franz Alt
Mathematical Computation Lab
National Bureau of Standards
Washington, D. C.
1 IBM Corporation
Prof. Dr. E. G. Kogbetliantz
425 Park Avenue - 10th floor
New York 22, N. Y.
1 George Washington University
Logistics Research Project
707 22nd Street, N. W.
Washington 7, D. C.
1 Johns Hopkins University
Applied Physics Laboratory
Silver Spring, Maryland
1 University of California
Librarian, Numerical Analysis
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